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Abstract In this paper, a new methodology for computing the Dense Matrix
Vector Multiplication, for both embedded (processors without SIMD unit) and
general purpose processors (single and multi-core processors, with SIMD unit),
is presented. This methodology achieves higher execution speed than ATLAS
state of the art library (speedup from 1.2 up to 1.45). This is achieved by
fully exploiting the combination of the software (e.g data reuse) and hardware
parameters (e.g. data cache associativity) which are considered simultaneously
as one problem and not separately, giving a smaller search space and high
quality solutions. The proposed methodology produces a different schedule for
different values of the i) number of the levels of data cache, ii) data cache sizes,
iii) data cache associativities, iv) data cache and main memory latencies, v)
data array layout of the matrix and vi) number of cores.
Keywords Matrix Vector Multiplication · data cache · cache associativity ·
multi-core · SIMD · memory management · data reuse
1 Introduction
The dense Matrix Vector Multiplication (MVM) is an important kernel in
most varied domains and application areas. It constitutes the kernel operation
for computations of signal and image processing, computer science, natural
science, engineering, economics and everyday graphical visualizations. MVM
software kernel is run everyday on a huge number of processors all over the
world, from small embedded microcontrollers to big supercomputers. Hence,
the need of a fast MVM software implementation arises. Moreover, by optimiz-
ing MVM software, we can substitute a big and expensive CPU with a smaller
and cheaper, achieving the same performance. The complexity of MVM is
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O(M × N) and its execution time highly depends on the memory hierarchy
utilization.
The separate optimization of the following sub-problems, i.e. the sub-
problems of finding the schedules with the minimum numbers of i) load/store
instructions, ii) addressing instructions, iii) L1 data cache accesses, iv) L2 data
cache accesses and v) main memory data accesses, cannot give an optimum
solution in most cases; this is because the separate sub-problems optimization
gives a different schedule for each sub-problem and these schedules cannot co-
exist (refining one degrades the other). In this paper, these sub-problems are
optimized as one problem and not separately and the final schedule is found
theoretically according to the memory hierarchy parameters. Furthermore, by
utilizing the software (e.g. data reuse, data dependences) and hardware param-
eters (e.g. data cache size and assoiativity), the exploration space is decreased
by orders of magnitude and therefore instead of searching the whole space,
only a small number of solutions is tested.
Regarding multi-core architectures, we theoretically and experimentally
show that MVM performance is restricted by main memory latency and band-
width values and thus a high core utilization factor cannot be achieved.
The state of the art (SOA) self/hand-tuning libraries for linear algebra and
Fast Fourier Transform (FFT) algorithm, such as ATLAS [52], OpenBLAS [5],
GotoBLAS2 [30], Eigen [26], Intel MKL [28], PHiPAC [19], FFTW [21], and
SPIRAL [34], manage to find a near-optimum binary code for a specific appli-
cation using a large exploration space (many different executables are tested
and the fastest is picked). This is because the development of a self-tuning
library is a difficult and time-consuming task, since i) many parameters have
to be taken into account, such as the number of the levels of tiling, tile sizes,
loop unroll depth, software pipelining strategies, register allocation, code gen-
eration, data reuse, loop transformations, and ii) the optimum parameters for
two slightly different architectures normally are different. Such a case is MVM,
which is a major kernel in linear algebra and also the topic of this paper.
The aforementioned SOA libraries optimize all the above parameters sepa-
rately by using heuristics and empirical techniques. The independent optimiza-
tion of the back end compiler phases (e.g. transformations, register allocation),
leads to inefficient binary code due to dependencies among them. These de-
pendencies require all phases be optimized together as one problem and not
separately. Toward this, much research has been done, especially in the past,
either to simultaneously optimize only two phases, e.g. register allocation and
instruction scheduling (the problem is known to be NP-complete) [38] [41]
or to apply predictive heuristics [14] [25]; nowadays compilers and related
works, apply i) iterative compilation techniques [46] [20] [29] [32], ii) machine
learning compilation techniques to restrict the configurations’ search space
[31] [37] [35] [44], or iii) both iterative compilation and machine learning com-
pilation techniques [45] [6]. A predictive heuristic tries to determine a priori
whether or not applying a particular optimization will be beneficial, while
at iterative compilation, a large number of different versions of the program
are generated-executed by applying transformations and the fastest version is
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selected; iterative compilation provides good results, but requires extremely
long compilation times and an initial training phase lasting for days or weeks.
This fundamental problem, i.e. optimization of all compiler phases together,
has not been solved, resulting in low quality solutions. As it is well known,
splitting a problem into parts and optimizing them separately does not lead
to the optimum solution; in fact, it is far from the optimum. However, for
this algorithm, the proposed methodology optimizes the major hardware (e.g.
the size of each level of data cache) and software (e.g. data reuse) parame-
ters simultaneously as one problem and not separately, leading to high quality
solutions.
The major contributions of this paper are: i) the introduction of a new
MVM methodology which is faster than the ATLAS SOA library, ii) the opti-
mization is done by fully exploiting the major software and hardware param-
eters as one problem and not separately, giving a smaller search space and
high quality solutions, iii) for the first time the memory hierarchy architecture
details (e.g data cache associativity and latency) are fully exploited for this
algorithm, iv) the proposed methodology, due to the major contribution of
number (ii) above gives a smaller code size and a smaller compilation time, as
it does not test a large number of alternative schedules, as the ATLAS library
does.
The proposed methodology is evaluated in desktop personal computers, i.e.
Intel Pentium core 2 duo and i7, by using the SIMD (Single Instruction Multi-
ple Data) unit; the proposed methodology is compared with the cblas sgemv
routine of ATLAS which runs on general purpose processors only. Also Val-
grind [36] tool and SimpleScalar simulator [42] are used to measure the total
number of instructions executed and the number of L1 and L2 data cache
accesses and misses.
The remainder of this paper is organized as follows. In Sect. 2, the related
work is given. The proposed methodology is presented in Sect. 3. In Sect. 4,
experimental results are presented, and Sect. 5 is dedicated to conclusions.
2 Related Work
One of the state of art libraries for linear algebra is ATLAS [52], [53], [51],
[50], [49], [40]; ATLAS is an implementation of a new style of high per-
formance software production/maintenance called Automated Empirical Op-
timization of Software (AEOS). In an AEOS enabled library, many different
ways of performing a given kernel operation are supplied, and timers are used
to empirically determine which implementation is best for a given architectural
platform. ATLAS uses two techniques for supplying different implementations
of kernel operations: multiple implementation and code generation.
During the installation of ATLAS, on the one hand an extremely complex
empirical tuning step is required, and on the other hand a large number of
compiler options are used, both of which are not included in the scope of this
paper. Although ATLAS is one of the SOA libraries for MVM algorithm, its
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techniques for supplying different implementations of kernel operations con-
cerning memory management are empirical and hence it does not provide a
methodology for it. Moreover, for ATLAS implementation and tuning, there
was access at a wide range of hardware architecture details, such as G4, G5,
CoreDuo, and Core2Duo by Apple and UltraSPARC III platform which AT-
LAS exploited. Also, the proposed methodology lies at a higher level of ab-
straction than ATLAS because the main features of ATLAS are on the one
hand the extremely complex empirical tuning step that is required and on the
other hand the large number of compiler options that are used. These two
features are beyond the scope of the proposed methodology which is mainly
focused on memory utilization. Although the proposed methodology is written
in C language using SSE intrinsics, it achieves speedup of 1.3 over ATLAS for
one core; if the proposed methodology would be implemented in assembly lan-
guage a higher speedup would occur (the proposed methodology is at a high
level and the use of assembly is beyond the scope of this paper).
To our knowledge, there are only a few research works in optimizing the
dense MVM software: [22], [23], [27], [43]. [22], [23] and [43] are MVM
implementations on GPU architectures while [27] describes a parallel MVM
algorithm. However, many works exist in optimizing the sparse MVM on clus-
ter architectures and GPUs (sparse MVM achieves lower complexity), such as
[55] [54] [24]. In contrast to the proposed methodology, the above works find
the final MVM scheduling and the tile sizes by searching, since they do not
exploit all the hardware and software constraints. However, if these constraints
are fully exploited, the optimum solution can be found by testing only a small
number of solutions; in this paper, tile sizes are given by inequalities which
contain the cache sizes and cache associativities.
Regarding multi-core architectures, the OpenMP programming model is
used, e.g. in [33], several data decomposition schemes using the OpenMP
programming model are examined showing that both row-wise and block-wise
decomposition achieve the best overall performance.
Regarding cluster architectures, the k-NUMA methodology [39] optimizes
the dense MVM problem in clusters of symmetric multiprocessor (SMP) nodes,
based on the partial development of optimal algorithms. Furthermore, [47]
shows that the optimal performance can be achieved by combining distributed
- memory and shared memory programming models (MPI and OpenMP ap-
proaches, respectively) instead of MPI only. The importance of combining
OpenMP with MPI is also indicated in [15], which presents the MultiCore
SUPort (MCSup) OpenMP add-on library to co-locate threads with the mem-
ory they are using so as to avoid remote memory accesses.
The proposed methodology is compared only with ATLAS library because
i) it is well known that ATLAS is one of the state of the art libraries ii) the
above related works are oriented for specific architectures only, iii) they do
not propose any method that can be used by us to make our methodology
more efficient, iv) they exploit only a few number of hardware and software
parameters, v) they exploit the hardware and software parameters separately
and vi) the number of main memory and data cache accesses of the proposed
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methodology is less; given that the memory management problem is the perfor-
mance critical parameter here, we can deduce that the proposed methodology
achieves higher performance.
Finally, [4] gives some basic background knowledge on optimizing MVM,
while [17] [13] [48] [8] [12] [16] [10] [9] [11] [18] [7] present how
hardware and software can work on scalable multi-processor systems for matrix
algorithms.
3 Proposed Methodology
This paper presents a new methodology for computing the Matrix Vector Mul-
tiplication (MVM) in one and more cores using a shared cache. This method-
ology achieves high execution speed by fully and simultaneously exploiting the
combination of production-consumption, data reuse and MVM parallelism, un-
der the hardware constraints of i) the number of cores, ii) the number of levels
of data cache hierarchy, iii) the size of each level of data cache hierarchy, iv)
the number of CPU registers and the size and the number of SIMD registers
(XMM/YMM), v) associativities of the data caches, vi) latencies of the data
cache memories, and vii) SSE instruction latencies. For different hardware
parameters, different schedules for MVM are produced.
We define the MVM problem as Y = Y +A×X, where A is of size M×N .
MVM performance depends on the time needed for the i) data to be
loaded/stored, ii) matrix operations to be executed, iii) addressing instruc-
tions to be executed, and iv) instructions to be loaded from L1 instruction
cache. The time needed for the instructions to be fetched from L1 instruction
cache, is lower than the above values, since the MVM code size is small and
it always fits in L1 instruction cache. Furthermore, most of today’s general
purpose processors contain separate L1 data and instruction caches and thus
we can assume that shared/unified L2/L3 caches, contain only data. This is
because the MVM code size is small and fits in L1 instruction cache here.
Eq. 1 and eq. 2 approximate MVM execution time; eq. 1 holds for archi-
tectures that matrix operations and addressing instructions are executed in
parallel and eq. 2 holds for architectures that do not.
Ttotal = max(Tdata, Tmatrix−operations, Taddressing) (1)
Ttotal = max(Tdata, Tmatrix−operations + Taddressing) (2)
The time needed to execute the matrix operations is given by the following
two equations. Eq. 3 is used if there is a separate multiplication unit working
in parallel and eq. 4 otherwise (the number of multiplications is larger than
the number of additions).
Tmatrix−operations = Mullat × (N ×M) (3)
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Tmatrix−operations = Mullat × (N ×M) +Addlat × (N ×M −M) (4)
where Mullat and Addlat are the latencies of the multiplication and addi-
tion units respectively.
The Taddressing value is not a constant number; its value increases when
i) the number of levels of tiling increases, ii) the tile sizes decrease, iii) less
elements are assigned into registers, and iv) the loop unroll factor decreases.
Furthermore, Tdata ≻ Tmatrix−operations in most cases, i.e. if the data do
not fit in L1 data cache, Tdata ≻ Tmatrix−operations, since at the minimum
(N × M + M + N) elements are accessed from the slower upper memory
(arrays A, Y and X respectively). Also, in most cases, Tdata ≻ Taddressing, i.e.
if the data do not fit in L1 data cache. However, Tmatrix−operations value is a
constant number, but Tdata and Taddressing are not; by decreasing the Tdata
value, e.g. by applying loop tiling, the Taddressing value is increased, while the
number of the matrix operations remains constant.
To summarize, MVM performance depends on the Tdata and Taddressing
values; given that i) Tdata and Taddressing are dependent, ii) the load/store
unit and the execution unit, work in parallel, high performance is achieved,
only for both low Tdata and Taddressing values. The separate optimization of
the Tdata and Taddressing values, gives different schedules which cannot coexist
(refining one degrades the other).
Tdata value is found theoretically according to the memory hierarchy pa-
rameters but Taddressing is not. This is because the number of addressing
instructions highly depends on the target compiler and on the unroll factor
values; thus, although it is well-known that the number of addressing instruc-
tions is increased by a) increasing the number of levels of tiling, b) decreasing
the tile sizes, c) assigning less elements into registers and d) decreasing the
loop unroll factor, we cannot make a good approximation for the number of
addressing instructions. This is why a small number of possible solutions has
to be tested. However, we do not test all possible solutions to find the most
efficient one, but a number that is orders of magnitude smaller. To find out
the minimum Ttotal value according to eq. 1 and eq. 2, only the schedules
giving both low Tdata and Taddressing values are selected (these two values are
dependent); since we cannot make a good approximation for the number of
addressing instructions (Taddressing), the proposed methodology tests all so-
lutions giving a low Tdata value. Tdata is found theoretically according to the
memory hierarchy parameters.
To sum up, MVM performance depends on the max(Tdata, Taddressing)
value. The proposed methodology minimizes this value by proposing a different
schedule for different types of cores, number of cores, memory architecture
parameters and data array layouts. The reminder of this paper presents all
these schedules. The proposed methodology using one CPU core and all CPU
cores, is given in subsection 3.1 and subsection 3.2, respectively.
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3.1 Single-core CPUs
MVM performance highly depends on the data array layout of A in main
memory, as matrix A is by far larger than X and Y arrays (N ×M elements
are accessed for matrix A while N ×M + N + M elements are accessed in
total). The default data array layout depends on the target compiler, e.g.
Fortran stores the array data column-wise in main memory, while C row-wise.
However, if the elements of A are written in main memory neither row-wise
nor column-wise, but tile-wise, i.e. the elements are written with the exact
order they are fetched from main memory according to the corresponding
memory access pattern, then the performance is highly increased.
On the other hand, by changing the data array layout of A, an extra
overhead is introduced and thus it is not performance efficient in most cases;
the overhead is large, as the data of A are reloaded and rewritten from/to
main memory. However, there are several cases where in changing the data
array layout of A is efficient; these are: i) if MVM input data are produced
by the current application at run time; in this case, the initialization of A and
the change of its layout, are made together, decreasing the overhead, ii) if the
data array layout is precomputed, iii) if the matrix is multiplied many times
by different vectors, and iv) if the data array layout is computed by a custom
hardware module.
The proposed methodology gives different schedules when the data ar-
ray layout of A is changed, i.e. (i)-(iv) above, and not. Furthermore, it gives
different schedules whether the processor contains an SIMD unit (general pur-
pose processors) or not (embedded processors, microcontrollers). The proposed
methodology when array A is written in main memory tile-wise and no SIMD
unit exists, is given in subsection 3.1.1. The proposed methodology when array
A is written in main memory row-wise and no SIMD unit exists, is given in
subsection 3.1.2. The proposed methodology for SIMD processors, is given in
subsection 3.1.3.
3.1.1 Tile-wise data array layout of A - CPUs without SIMD
In this case, the optimum production-consumption (N intermediate results
are produced and directly consumed to compute the Y [0]) of array Y and
the sub-optimum data reuse of the array X have been found by splitting the
arrays into tiles (T ile0) according to the register file size (ineq. 5) (Fig. 1).
The register file inequality is:
(FP RF ≥ (k0 + p+ 1))&(Int RF ≥ addr variables) (5)
where FP RF is the number of floating point registers, Int RF is the
number of integer registers, addr variables is the number of the addressing
variables (e.g. iterators), k0 is the size of Tile0 (k0 = 5 in Fig. 1) and p is the
number of instructions that can be executed in parallel. In practice k0 ≥ p.
k0, p and 1 registers are allocated for Y, A and X arrays, respectively. The
elements of matrix A have no data reuse and each element of A is fetched just
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Fig. 1 The proposed methodology when (k0 + 1)×N ≺ L1
once; thus, just one register is needed to store the A’s elements; however, if p
instructions can be executed in parallel, p registers are needed for matrix A
to have all function units working in parallel (p ≥ 1).
The scheduling follows. The first k0 elements of the first column of A
(Fig. 1) make a tile (T ile0). All the tile’s elements are multiplied by the first-
top element of X (data reuse of X) and their results are stored into the first-top
k0 elements of Y (T ile0). After the multiplication of all tile’s elements by X(0),
the tile is moved by one position to the right and all its elements are multi-
plied by X(1), etc. The results are always stored in-place, namely in the same
registers, exploiting production-consumption of intermediate results of Y. Ac-
cording to the above schedule the (Y,X,A) arrays are fetched (M,M2/k0,M)
instead of (M,M2,M) times (when the row-column schedule is used), respec-
tively.
Having only one level of a typical data cache, the time needed for the array
elements to be loaded/stored, is approximated by eq. 6:
Tdata = max(
L1r × L1loads + L1s× L1stores
L1ports
,
MMr
lineL1
×MMloads +MMs×MMstores ×
⌈k0/lineL1⌉
k0
) (6)
where L1r, L1s and MMr, MMs are the load/store latency values of L1
and main memory, respectively and lineL1 is the number of L1 data cache
line elements. L1ports is number of L1 read and write ports. L1loads, L1stores,
MMloads and MMstores are the number of elements loaded/stored from/to L1
and main memory, respectively. MMr value is not a constant number since it
depends on the number of different main memory locations/pages are accessed.
Regarding the number of main memory writes, ⌈k0/lineL1⌉ L1 data cache lines
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are written to main memory for each k0 elements. For data cache architectures
where reads and writes are executed in parallel, eq. 6 is slightly different; we
also assume that hardware prefetchers do not exist (which normally holds for
embedded processors).
The L1loads, L1stores, MMloads and MMstores values of eq. 6, depend on
the arrays size and on the data cache size. If the k0 rows of A and X remain
in L1 data cache, the number of L1 misses is low; on the other hand, if they
are larger than the L1 data cache size, the number of the L1 misses increases,
and therefore the number of L2/main memory accesses too.
In the case that the k0 rows of A and the X fit in L1 data cache ((k0 +
1)×N × dtype ≺ L1), the Tdata value of eq. 6 is given by:
Tdata = max(
L1r
L1ports
× (M ×N +
M ×N
k0
) +
L1s
L1ports
×M,
MMr
lineL1
× (M ×N +N) +MMs×
M × ⌈k0/lineL1⌉
k0
) (7)
The L1loads, L1stores, MMloads and MMstores values of eq. 7, are obtained
from Table 1 (see 1 level of data cache and tiling for RF).
On the other hand, in the case that the k0 rows of A and the X do not fit
in L1 data cache and for square matrix A of size M ×M , eq. 6 and Table 1
give:
Tdata = max(
L1r
L1ports
× (M2/k1 +M2 +M2/k0) +
L1s
L1ports
×M2/k1,
MMr
lineL1
× (M2/k1 +M2 +M) +MMs×M2/k1 ×
⌈k0/lineL1⌉
k0
) (8)
To achieve the minimum Ttotal value (eq. 1), all (k0, k1) values achieving
small Tdata values (eq. 8) are selected (MMr ≻ L1r). Then these solutions
are tested and the fastest is picked. These solutions are tested since we cannot
approximate the Taddressing value.
In the case that the sum of the k0 rows of A and the X array size is larger
than L1 data cache size, i.e. (k0 + 1) × N ≻ L1, the X array does not fit
in L1 data cache and thus it is not fetched once but N/k0 times from the
upper-slower memory of L1. To decrease the number of data accesses of the
upper memory, loop tiling is applied by fully utilizing the L1 data cache size
and associativity. Tiling is applied so the X array remains in L1 data cache
since it is reused N/k0 times.
Regarding the efficient use of L1 data cache, A and X arrays are partitioned
into Tile1 tiles, of size k0×k1 and k1 respectively; the largest k1 size is picked,
for which the size of the data of one Tile1 of A (size of k0 × k1) and one Tile1
of X (size of k1) fit in L1 data cache, ineq. 9.
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L1× (assocL1 − k − 1)
assocL1
≤ dtype× k0× k1 ≤
L1× (assocL1 − k)
assocL1
,
k = ⌈
k1× dtype
L1/assocL1
⌉ ≤
assocL1
2
(9)
where k1 is the tile size in elements, dtype is the size of the array elements
in bytes (e.g. for float numbers dtype = 4), L1 is the size of L1 data cache,
assocL1 is L1 data cache associativity, assocL1 ≻ 1 here (e.g for an 8-way set
associative cache, assocL1 = 8). k is an integer and it gives the number of L1
data cache lines with identical L1 addresses used for one Tile1 of X; for the
remainder of this paper we will more freely say that we use k cache ways for
X and assocL1 − k cache ways for A (in other words, A and X are written in
separate data cache ways).
Let us explain Ineq. 9, in more detail. Ineq. 9 is introduced to minimize the
number of L1 data cache misses and therefore the number of upper memory
accesses. Given that each row of A is multiplied by X, X is reused M times,
and thus, it has to remain in L1 data cache. To do this, cache lines of A are
written in L1 without conflict with the X ones. This is achieved by loading k0
sub-rows of A (Tile1 of A) and one sub-row of X (Tile1 of X), into separate
L1 ways. This is achieved by storing the A array tile-wise in main memory
(consecutive main memory locations) and by using (k × L1
assocL1
) L1 memory
size for X and ((assocL1 − k) ×
L1
assocL1
) L1 memory size for A (ineq. 9).
We can more freely say that this is equivalent to using k cache ways for X
and (assocL1 − k) cache ways for A. An empty cache line is always granted
(with respect to the size of the cache) for each different modulo of A and X
memory addresses. It is important to say that if associativity is not taken into
account and L1 ≥ (k0 × k1 + k1) is used instead of ineq. 9, the number of
L1 misses will be much larger because A and X will conflict with each other.
To our knowledge, this is the first time for an MVM algorithm that the cache
associativity is utilized. Furthermore, the Y array is stored into main memory
infrequently (usually 1-2 cache lines are written to memory when k0 sub-rows
of A have been multiplied by X); thus the number of L1 conflicts due to Y can
be neglected (if a victim cache exists, then these conflicts never occur).
In the case that the data cache is direct mapped (assocL1 = 1), loop tiling
is not efficient since no tile can remain in data cache due to the cache modulo
effect.
The scheduling of the Tile1 tiles follows (Fig. 2). All Tile1 of the first block
column of A are multiplied by the first Tile1 of X. Then, all Tile1 of the second
block column of A are multiplied by the second Tile1 of X; the procedure ends
when all Tile1 of the last block column of A have been multiplied by the last
Tile1 of X. Suppose an architecture with one level of data cache. Regarding
L1 data cache, the numbers of load/store instructions for the (Y,A,X) ar-
rays (A is a square matrix) are: L1loads = M × (M/k1,M,M/k0), L1stores =
M × (M/k1). Regarding main memory (MM), the numbers of load/store in-
structions are the following: MMloads = M × (M/k1,M, 1), MMstores =
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Table 1 Number of data accesses when A is of size M ×M
1 level of data cache
X does not fit in L1 (
L1×(assoc−k)
assoc
≺ k0 ×M × dtype)
No optimization
Y X A
L1 M M2 M2
DDR M M2 M2
tiling for RF
Y X A
L1 M M2/k0 M2
DDR M M2/k0 M2
tiling for L1 and RF
Y X A
L1 M2/k1 M2/k0 M2
DDR M2/k1 M M2
2 levels of data cache
X does not fit in L2 (
L2×(assoc−k)
assoc
≺ k0 ×M × dtype)
No optimization
Y X A
L1 M M2 M2
L2 M M2 M2
DDR M M2 M2
tiling for RF
Y X A
L1 M M2/k0 M2
L2 M M2/k0 M2
DDR M M2/k0 M2
tiling for L1 and RF
Y X A
L1 M2/k1 M2/k0 M2
L2 M2/k1 M M2
DDR M2/k1 M M2
tiling for L2, L1 and RF
Y X A
L1 M2/k1 M2/k0 M2
L2 M2/k2x M2/k2y M2
DDR M2/k2x M M2
2 levels of data cache
X fits in L2 (
L2×(assoc−k)
assoc
≻ k0 ×M × dtype)
X does not fit in L1 (
L1×(assoc−k)
assoc
≺ k0 ×M × dtype)
tiling for RF
Y X A
L1 M M2/k0 M2
L2 M M2/k0 M2
DDR M M M2
tiling for L2, L1 and RF
Y X A
L1 M2/k1 M2/k0 M2
L2 M2/k1 M2/k2y M2
DDR M M M2
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M × (M/k1). If tiling for L1 data cache is not applied, the numbers of main
memory load/store instructions areM×(1,M,M/k0) andM respectively (Ta-
ble 1). Given that k1 ≫ k0, the number of main memory accesses is decreased.
The k0 value produced by ineq. 5, is the value minimizing the number of
load/store instructions and the number of register spills. Furthermore, the k1
value produced by ineq. 9, minimizes the number of L1 data cache misses (or
equivalent the number of main memory accesses here), given the k0 value.
However, these two sub-problems depend on each other and therefore by de-
creasing the number of main memory data accesses, the number of L1 data
accesses is increased. The number of the main memory data accesses is mini-
mized when the k1 value is maximized, according to ineq. 9; also the number
of the L1 data cache accesses is minimized when the k0 value is maximized
according to ineq. 5; however, according to ineq. 9, when k1 increases the k0
decreases (the maximum k1 value is given for k0 = 1). There is a trade-off
on the (k0, k1) selection and thus the minimum Tdata value depends on the
target architecture parameters. The proposed methodology optimizes these
two subproblems together as one problem and not separately; the (k0, k1) val-
ues are found theoretically according to the memory hierarchy architecture
parameters, eq. 6.
Furthermore, the Tile1 of A are chosen to be as large as possible in the x-
axis only. This is because i) the larger the tile of A, the larger the production
and consumption of Y (as the Tile0 of A is moved by one position to the
right in Fig. 1, the elements of Y are produced-consumed) ii) by tiling only
x-dimension, a lower number of addressing instructions is achieved (there is
one loop less), and iii) the larger the Tile1 of A is the larger the data reuse of
X, as tiles are accessed in a column-wise way; this is because each Tile1 of X
is fetched just once. Although the results are stored into memory N/k1 times,
the k1 value is maximum, since Tile1 of A is as large as possible in the x-axis
dimension.
Regarding 2 level data cache architectures, if the following inequality holds
M × k1 +M + k1 ≻ L2 (the Y array, all Tile1 tiles of one block column of A
and one Tile1 of X, do not fit in L2 data cache), the Y array is loaded/stored
not once but M/k1 times, from main memory. To decrease the number of main
memory data accesses, loop tiling is applied by fully utilizing the L2 data cache
size and associativity. Tiling is applied so that the Y array remains in L2 data
cache, as it is loaded-reused N/k1 times.
Regarding the efficient use of L2 data cache, the Y and A arrays are further
split into Tile2 tiles (Fig. 2); one Tile2 of Y (size of k2y), one Tile2 of A (size
of k2y × kk2x) and one Tile2 of X size of k2x, fit in L2 data cache, ineq. 10
(Fig. 2). The Tile2 tiles are multiplied by each other exactly as the Tile1 tiles.
L2× (assocL2 − 3)
assocL2
≺ dtype× k2y × k2x ≤
L2× (assocL2 − 2)
assocL2
(10)
Ineq. 10 satisfies that Tile2 of X and Tile2 of Y remain in L2 data cache;
Tile2 of Y,A and X need 1, assocL2−2 and 1, L2 ways respectively; this means
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Fig. 2 The proposed methodology with three levels of tiling (L2, L1, RF). The tiles that
are multiplied by each other are with the same color.
that the maximum L2 size needed for the Y, A and X arrays is L2/assocL2,
L2×(assocL2−2)
assocL2
and L2/assocL2, respectively.
Having these two tiles in L2, X is fetched just once while Y is fetched
M/k2x times, from main memory. The number of main memory accesses is
minimized when k2x = M , but in this case k2y value is decreased and the
number of L2 data cache accesses is increased (Table 1); there is trade off and
thus the k2x and k2y values are found theoretically according to the memory
hit latency values. For most general purpose processors where L2 data cache
size is large, k2x = M . In most cases, we select k2x ≫ k2y since the main
memory is many times slower than data cache.
The (k2y, k2x, k1, k0) values, are computed by optimizing the following
sub-problems, as one problem and not separately, as they depend on each
other; these are the sub-problems of minimizing the number of L1, L2 and
main memory accesses.
Having two levels of data cache, the time needed for the array elements to
be fetched is:
Tdata = max(
L1r × L1loads + L1s× L1stores
L1ports
,
L2r
lineL1
× L2loads + L2s×
L2stores × ⌈k0/lineL1⌉
k0
,
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MMr
lineL2
×MMloads +MMs×
MMstores × ⌈k0/lineL2⌉
k0
) (11)
where L2r and L2s are the L2 cache read and write latencies. In the case
that modulo(k0, lineL2) 6= 0 the number of main memory stores is slightly
different as it depends on the modulo(k0, lineL2) value.
Eq. 11 and table 1 give:
Tdata = max(
L1r × (M2/k1 +M
2/k0 +M
2) + L1s×M2/k1
L1ports
,
L2r
lineL1
× (M2/k2x +M
2/k2y +M
2) + L2s×
M2/k2x × ⌈k0/lineL1⌉
k0
,
MMr
lineL2
× (M2/k2x +M +M
2) +MMs×
M2/k2x × ⌈k0/lineL2⌉
k0
) (12)
Normally, MMr ≻ 40, 3 ≤ L2r ≤ 7 and L1r = 1. All (k0, k1, k2y, k2y)
values giving a small Tdata value according to the above inequalities are taken.
Then, these schedules are tested and the fastest is picked. Furthermore, solu-
tions for zero, one and two levels of tiling are selected, as tiling increases the
number of load/store and addressing instructions.
Regarding full memory hierarchy utilization, one level of tiling for each level
of data cache and one more for the register file is used; loop tiling decreases
the number of data cache misses but increases the number of load/store and
addressing instructions (typically one more level of tiling in MVM algorithm
adds two additional loops). However, tiling for each level of data cache is not
performance efficient in several cases, as the additional number of instructions
(both load/store and arithmetic) may degrade performance.
To summarize, the Tdata value for 1 level of tiling is given by eq. 7 and
eq. 8, while the Tdata value or 2 levels of tiling is given by eq. 12. Also, eq. 9
and eq. 10, give the tile sizes.
3.1.2 Row-wise data array layout of A - CPUs without SIMD
Regarding register file utilization (if the k0 rows of A and X fit in L1 data
cache), the scheduling explained in the previous paragraph is used. However,
in the row-wise case, if the register file size is large and thus k0 value is large,
the main memory bandwidth is increased, degrading performance; this is be-
cause the elements of each sub-row of A are written in different main memory
locations (and also in different main memory pages); reading from a large
number of different main memory locations needs more time. Therefore, k0
value has an upper threshold which is bounded by main memory parameters
(this is further explained into subsection 3.2).
Regarding L1 data cache, ineq. 9 does not hold in the row-wise case. If
the data array layout of A is row-wise, the elements of the k0 sub-rows of
A are not written in consecutive main memory locations and thus they are
not written in consecutive L1 data cache locations; actually for floating point
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values, they have N × 4 bytes distance. This means that by using ineq. 9, the
Tile1 of X does remain in L1 data cache, as the cache lines of A will conflict
with the cache lines of X. To overcome this problem, the following inequality
is introduced.
k0 ≤ assocL1 − 1 (13)
According to ineq. 13, one L1 way is used for each sub-row of A and another
one for the Tile1 of X (assoc ≻ 1). Normally, the k0 value of the row-wise case,
is smaller than the k0 value of the tile-wise case and, thus, a larger number
of data accesses is achieved in this case. When ineq. 13 holds, tiling is applied
according to ineq. 14; the maximum k1 value is selected so that Tile1 of X fit
in one L1 cache way.
dtype× k1 ≤
L1
assocL1
(14)
All the (k0, k1) values giving a small number of Tdata according to the above
inequalities are taken. To our knowledge, this is the first time that loop tiling
is applied by analyzing i) the data cache size, ii) the data cache associativity
and iii) data arrays layout in main memory as one problem and not separately.
Regarding L2 data cache, tiling is applied as explained in the previous
paragraph, but k2x = N . In this case, all the sub-rows of each Tile2 of A
are written in non consecutive main memory locations and, thus, in non con-
secutive data cache locations; therefore, the number of L2 data cache misses
is increased. To minimize the number of L2 data cache misses, k2x = N ; in
this case, all the sub-rows of Tile2 of A are of size N and they are written in
consecutive main memory locations.
3.1.3 CPUs with SIMD
Most of the today’s general purpose processors have SIMD (Single Instruction
Multiple Data) unit in order to further increase performance by using vector
operations. However, to efficiently use the SIMD unit, i) the schedule deci-
sion must take into account the instruction selection problem, since there are
instructions with variant latency/throughput values (e.g. ’hadd’ instructions
have very large latency and throughput values), and ii) the data have to be
aligned in main memory according to the SIMD registers size.
Regarding SIMD architectures, the schedule explained in subsection 3.1.1
and 3.1.2, is not performance efficient. To implement the above schedule into
AVX/SSE technology, several copies of each element of X have to be stored
into 1 YMM/XMM register depending on the elements’ size and registers’ size;
loading just one element needs more time than loading a whole L1 cache line
and this is why this schedule is not performance efficient. SIMD unit introduces
additional constraints which are fully exploited here.
The three arrays data are stored into aligned main memory locations ac-
cording to the SIMD register size; AVX technology supports 256-bit registers
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while SSE technology supports 128-bit registers. The optimum production-
consumption of array Y and the sub-optimum data reuse of array X have
been selected by splitting the arrays into tiles according to the number of
XMM/YMM registers (eq. 15).
Regs = k0 + 1 + 1 (15)
where Regs is the number of the XMM/YMM registers and k0 is the
number of the registers used for Y array. Thus, (Regs − 2) registers for Y, 1
register for A and 1 register for X, are used.
The scheduling follows. Consider that there are 8 XMM registers (XMM0
: XMM7) of size 128-bit and the arrays contain floating point data (4 bytes
each). The first 4 elements of A and X are fetched into XMM0 and XMM1,
respectively. They are multiplied by each other and the result is stored into
XMM2. Then, the first 4 elements of the second row of A are loaded into
XMM0 again; XMM0 is multiplied by XMM1 and the results is stored into
XMM3. The procedure is repeated for the 3rd, 4th, 5th and 6th row of A
(XMM2:XMM7 contain the values of Y[0]:Y[5] respectively). Afterwards, the
second quartet of X is loaded into XMM1 and the second quartet of the first
row of A is loaded into XMM0; they are multiplied by each other and the
result is accumulated into XMM2. Then the second quartet of the second row
of A is loaded into XMM0 again, etc. When the first 6 rows of A have been
fully multiplied by X, the four values of each one of XMM2:XMM7 registers
are summed and the results are stored into main memory (Y array), e.g. the
sum of the four XMM2 values is Y(0). The above procedure continues until
all rows of A have been multiplied by X. The Y array is written in memory
once, while array X is loaded N/(Regs− 2) times.
There are several ways to sum theXMM2 : XMM7 data, i) to accumulate
the values of each XMM register, to pack the results into new ones and to store
four values in main memory at once (Fig. 3-a), ii) to accumulate the values
of each XMM register and store each single Y value separately (Fig. 3-b),
iii) to unpack the XMM values of the registers and to pack them into new
ones in order to add elements of different registers (Fig. 3-c). Within most
architectures, the third one is faster than the other two, because unpacking
and shuﬄe operations have smaller latency and throughput values than hadd
operations. Also, the second is faster than the first within most architectures,
because the store and add operations can be executed in parallel.
Regarding L1 data cache utilization, the schedule used is the same as in
the previous subsections. However, loop-tiling is less effective here, because
most of the todays general purpose processors have hardware prefetchers, for
both L1 and L2 caches, decreasing the number of data cache misses.
By using SIMD, eq. 2 changes into eq. 16 as tiling further increases the
number of SSE instructions; as the k1 value decreases, the number of SSE
instructions increases according to the following equation (code shown in Fig. 3
is executed more times).
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Fig. 3 Three different ways for unpacking the multiplication results; XMM1, XMM2,
XMM3, XMM4 contain the Y values. For most SIMD architectures, the three schedules
are in increased performance order.
Tdata = max(Tdata, Tmatrix−operations + c×
M
k1
, Taddressing) (16)
where c is the sum of the SSE instruction latencies shown in Fig. 3.
3.2 Multi-core CPUs
Having more than one core, the MVM problem is partitioned into smaller
MVM sub-problems. Each sub-problem corresponds to a thread and each
thread is executed in one core only. Each thread must contain at least a spe-
cific number of instructions, to minimize the core ’idle-time’; this is because
partitioning MVM into smaller sub-problems results in thread initialization
and synchronization time comparable to the thread execution time, leading to
low performance. This is an additional constraint.
Most of today’s multi core processors typically contain 2 or 3 levels of cache,
having either i) separate L1 data and instruction caches and a shared L2 cache
or ii) separate L1 data and instruction caches, separate unified L2 caches and
a shared L3 cache, respectively. All caches have an LRU replacement policy.
The MVM problem is partitioned into threads according to the number
of cores. All threads run in parallel, without communicating with each other.
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This is achieved by partitioning the matrix A horizontally into q equal parts
and by partitioning the array Y into q equal parts, where q is the number of
the cores. The multiplication of each part of A by X makes a different thread.
The MVM problem is partitioned into q different threads and each thread
writes on its own part of Y into main memory. Each thread is executed at
only one core and the schedule is almost the same as in Subsection 3.1 (the
differences are explained below).
By partitioning the MVM into threads and running them in parallel, the
performance critical parameters are main memory latency and bandwidth val-
ues. Although, data reuse and data cache hierarchy have been fully utilized,
minimizing the number of X and Y main memory accesses, the elements of
A (which are much more than X and Y), are used only once (no data reuse);
thus, the number of main memory accesses of A cannot be reduced (N ×M
loads); for one matrix-vector multiplication to be executed, a different value
of A is needed and this is why main memory latency cannot be hidden by the
cache (CPU remains idle several cycles).
Thus, the MVM execution time depends on the time needed for matrix A
to be loaded from main memory. This is why a large core utilization factor
cannot be achieved. MVM performance is restricted by main memory latency
and bandwidth values, so there is no way to increase performance more than
this.
Furthermore, the main memory bandwidth would be low if we adopt the
schedule explained in Subsection 3.1. This is because each thread accesses
data from many different main memory locations. To be more precise, the el-
ements of each sub-row of A are written in different main memory locations,
so reading from different main memory locations needs more time. There-
fore, as the k0 value decreases, the time needed fetching the elements of A
decreases. On the other hand, as the k0 value increases according to eq. 15,
the number of load/store instructions and the number of data cache accesses
decreases (however, it is not the critical parameter here). Therefore, the pro-
posed methodology gives a different k0 value according to the number of cores
used and main memory parameters; as the number of the cores used increases,
the k0 value decreases.
In the case that the data array layout is tile-wise, MVM performance is
highly increased. This is because i) array A is accessed from consecutive main
memory locations only, increasing the main memory bandwidth, ii) the hard-
ware prefetchers can prefetch the data of A because only one page is accessed,
iii) the X array fits in the private caches in most cases.
For commercial general purpose processors, the minimum number of main
memory accesses is achieved even if no tiling for data cache is applied, since
shared caches are very large. This is because, i) the Y and A are accessed only
once and ii) the X array elements which are loaded many times, will remain
in the shared cache (data reuse of X). The X array remains in shared cache
because, i) it is fetched many times by all the cores (LRU cache replacement
policy) and, ii) its size is always smaller than one shared cache way size.
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In the case that the cache hierarchy consists of 3 levels of cache and thus a
private L2 cache for each core exists, the X array can fit in all the L2 memories
even if no tiling for data cache is applied; in this way performance is increased
even more. In the case that the data array layout of A is tile-wise, X always
fits in L2 cache as L2 size in modern architectures is large enough. On the
other hand, if the array layout of A is row-wise, ineq. 17 must hold for the
array X to remain in L2.
L2private × (assoc− k0)
assoc
≥ N × dtype (17)
where L2private is the size of the L2 private cache.
According to ineq. 17, one L2 cache way is needed for each row of A. This
is because the elements of the k0 different rows of A are not in consecutive
main memory locations and, thus, they are not fetched in consecutive L2 cache
locations.
Regarding 3 level data cache architectures, tiling for data cache can be
applied in several ways, i.e. tiling for i) L1, ii) L2 and iii) both. However,
by applying tiling for the cache, the number of main memory accesses is not
further decreased, as both Y and X remain in L3 even if no tiling is applied
because L3 shared cache size is very large in modern architectures; in general,
performance is slightly affected by applying tiling for general purpose proces-
sors. This is because the critical parameter is the number of main memory
accesses.
4 Experimental Results
The experimental results for the proposed methodology, presented in this sec-
tion, were carried out with a Pentium Intel core 2 duo E6550 [1], a Pentium
Intel Core 2 Duo T6600 at 2.20GHz [2] and with a Pentium Intel i7-3930K
(6 cores) at 3.2Ghz [3], all using SSE/AVX instructions and ATLAS 3.8.4,
respectively. Also, the Valgrind [36] tool and SimpleScalar simulator [42] are
used to measure the total number of L1 and L2 data cache accesses and misses.
The first processor contains 8 128-bit XMM registers, L1 data and instruction
caches of size 32 kbytes and shared L2 cache of size 4 Mbytes. The second
processor contains 16 XMM registers, L1 data and instruction caches of size
32 kbytes and shared L2 cache of size 3 Mbytes. The third processor contains
16 256-bit YMM registers, L1 data and instruction caches of size 32 kbytes,
L2 unified cache of size 256 kbytes and shared L3 cache of size 12 Mbytes. All
processors use the Operating system Ubuntu and the gcc-4.4.3 compiler. Fur-
thermore, SimpleScalar simulator [42] is used to measure the number of data
cache misses when no SIMD is used. In the experimental procedure, square
matrix sizes (N ×N), including floating point numbers (4 bytes) as elements,
were used. It is important to say that MVM thread has to be manually as-
signed to just one core; the programmer has to give the CPU thread affinity
flag. Otherwise, the operating system (OS) will make the core assignment, and
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Fig. 4 Comparison of the proposed methodology over ATLAS on Pentium E6550 (arch1)
and T6600 (arch2). The executables run in one core of the 2 that exist.
it will toggle the thread among the cores, degrading performance because of
the data movement involved.
First, a performance comparison is made for Intel E6550 (arch1) and Intel
T6600 (arch2), by using only the one core of the 2 that exist(Fig. 4). The
proposed methodology is compared with the cblas sgemv routine of ATLAS
and the average execution time among many executions is shown. Tiling for
L1 and L2 cache is not performance efficient for Intel E6550 and Intel T6600.
Regarding L2, tiling is not efficient because the whole Y and X arrays and
several rows of A are of smaller size. Regarding L1, tiling is memory efficient
but it is not performance efficient. Tiling is used in order to decrease the num-
ber of cache misses; however, the extra load/store and addressing instructions
inserted here overlap the data locality advantage. Regarding register file uti-
lization, both processors contain 8 XXM registers and thus loop tiling with
k0 = 6 is applied (ineq. 15).
The proposed methodology is on average 1.23 and 1.33 faster than AT-
LAS library on E6550 (arch1) and T6600 (arch2), respectively; this is because
it achieves a lower number of load/store instructions or equivalently L1 data
cache accesses. For arch1, we achieve 1.38 times less load/store instructions
than ATLAS. The number of load/store instructions is much less since the
register file size is fully utilized (ineq. 15); first, we use all the available XMM
registers and second we use them efficiently according to the data reuse. Re-
garding the number of main memory data accesses, the proposed methodology
achieves approximately the same number with ATLAS (we achieve about 1%
less main memory data accesses); the gain is small because L2 caches are large
and the whole Y and X arrays and several rows of A can fit in L2. As it
was explained in the previous Subsections, the three arrays are accessed only
once from main memory (table 1) and thus the number of main memory data
accesses is the minimum. Although we achieve only 1% less main memory
accesses, this gain is significant since only the number of Y and X data ac-
cesses can be decreased and not of A (matrix A is many times larger than Y
and X); the N ×M elements of A (in total N ×M + N +M) are accessed
Title Suppressed Due to Excessive Length 21
1.80E+05
1.85E+05
1.90E+05
1.95E+05
2.00E+05
2.05E+05
2.10E+05
2.15E+05
2.20E+05
2.25E+05
10 15 20 25 30 40 50 100 200 600
N
u
m
b
e
r 
o
f 
L1
 d
a
ta
 c
a
ch
e
 r
e
p
la
ce
m
e
n
ts
Tile size in elements
Number of L1 data cache replacements versus tile size
Fig. 5 Number of L1 data cache replacements for different tile sizes.
only once (no data reuse). Regarding the number of L2 cache accesses, the
proposed methodology achieves approximately the same number with ATLAS
(we achieve about 1% more L2 data accesses). This is because ATLAS ap-
plies loop tiling for L1 here; it is important to say that we do not provide
the schedule achieving the lower number of data cache accesses here, but the
schedule achieving the best performance. Furthermore, the proposed method-
ology execution time increases proportionally to the matrix size, while ATLAS
execution time does not; this is because ATLAS applies different schedules.
In the case that the data array layout of A is tile-wise, the speedup is fur-
ther increased (about 1.42%) for two reasons. First, the A elements are fetched
from consecutive main memory locations (if the data array layout is row-wise,
the elements of each sub-row of A are written from different main memory lo-
cations and reading from different memory addresses needs more time); in this
way the main memory bandwidth is increased. Second, the hardware prefetch-
ers can prefetch the data of A.
An evaluation for different tile sizes for L1 data cache is also performed
on SimpleScalar simulator (Fig. 5). An architecture with one level of data
cache of size 1 kbyte and 8-way associative, is used. Also, N = 600. According
to ineq. 14, the best tile size here is T = 30. This is verified by Fig. 5 too.
As the tiles fit in L1 data cache, the number of cache replacements is low
(T ile ≺ 30), but when the tiles become larger than the L1 size, the number of
L1 replacements becomes high (T ile ≻ 30).
An evaluation for many cores of one CPU is also performed on i7-3930K
(6 cores) (Fig. 6). To our knowledge, no related work exists for dense MVM
on multi-core processors. Furthermore, the ATLAS library does not provide
routines for more than one core. Thus, the speedups shown in Fig. 6 and
Fig. 7 are over the proposed methodology for one core. By using only two
cores, the speedup is (near)-optimum (from 1.88 up to 1.99, depending on the
input size) for both row-wise and tile-wise case (Fig. 6). On the contrary, the
gap between measured performance and optimum performance increases by
using more than 2 cores; this is because performance is restricted by main
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Performance improvement of the proposed methodology using many cores
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Fig. 6 Speedup of the proposed methodology for different number of cores
memory latency and bandwidth values. Regarding row-wise data array layout
of matrix A, performance is not increased by providing more than 4 cores since
the main memory cannot provide the operands in lower time. The speedup is
up to 2.45 (as the number of the cores increases, the proposed methodology
gives a lower k0 value as it has been explained in the proposed methodology
subsection). Regarding tile-wise data array layout of matrix A, MVM performs
much better (the time needed to change the data array layout of A is not
included) as the performance gain increases proportionally to the number of
cores. This is because, i) all main memory accesses of A are performed at one
memory page, ii) the hardware prefetchers can prefetch the data of A as only
one page is accessed, and iii) the X array fits into the private caches in most
cases. However, speedup cannot exceed 4.92 value. Regarding the two largest
matrix sizes, i.e. N = 45360 and N = 40320, they achieve a slightly decreased
performance, as the X array cannot remain in private L2 cache.
An evaluation for many different k0 values is also performed on i7-3930K,
for the row-wise case (Fig. 7). Intel i7-3930K contains 16 256-bit AVX registers;
by using only one core (q = 1), only k0 ≥ 8 values achieve high performance
here. By using more than one cores, the main memory bandwidth increases as
the k0 value decreases; this is because the elements of each sub-row of A are
written in different main memory locations; reading from different addresses
needs more time. On the other hand, as the k0 value increases according to
eq. 15, the number of load/store instructions and the number of data cache
accesses decreases. However, main memory is by far the most critical parameter
here and, thus, a small k0 value is selected according to the main memory
parameters. In the case that there are 5 or 6 cores, the main memory load is
very high, and thus k0 = 1 and k0 = 2 are the best values; in this case, the
register file and data cache utilization do not increase performance, as main
memory is the critical parameter. For the same reason, k0 = 1 value achieves
the best performance for q = 6 and the worst for q = 1.
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Fig. 7 Speedup of the proposed methodology for different k0 values, N = 20160
5 Conclusions
In this paper, a new methodology for computing the Dense Matrix Vector
Multiplication for both embedded (single core processors without SIMD unit)
and general purpose processors (single and multi-core processors, with SIMD
unit) is presented. This methodology achieves higher execution speed than
the ATLAS state of the art library and the final schedule is found theoreti-
cally according to the memory hierarchy parameters. Furthermore, by utilizing
software and hardware parameters, the number of solutions tested is orders
of magnitude smaller; therefore, instead of searching the whole space, only a
small number of solutions is tested.
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